Amendments to the Claims

The listing of claims will replace all prior versions and listings of claims in the application:

Freedman and Associates

Listing of Claims:

(previously presented) A computing device comprising:

a clock circuit for generating a first clock signal, a second clock signal, and a third clock signal;

a first sub functional block (SFB) having an input port for receiving the first clock signal;

a second sub functional block (SFB) having an input port for receiving the first clock signal;

a first functional circuit block (FCB) including the first SFB and for operating in accordance with predetermined parameters, the first FCB having a clock control port for providing a copy of the first clock control signal, a first clock signal input port for receiving a switchably coupled second clock signal, a first FCB control input port and a first FCB control output port, the first FCB having a circuitry portion for operating in one of a normal mode of operation and in a reduced power consumption mode of operation in dependence upon the switchably coupled second clock signal;

a second functional circuit block (FCB) including the second SFB and for operating in accordance with predetermined parameters, the second FCB having a second clock control port for providing a second clock control signal, a second clock signal input port for receiving a switchably coupled third clock signal, a second FCB control input port and a second FCB control output, the second FCB having a circuitry portion for operating in one of a normal mode of operation and in a reduced power consumption mode of operation in dependence upon the switchably coupled third clock signal;

a first clock control circuit for receiving the second clock signal and for switchably coupling the second clock signal to the first clock signal input port in dependence upon the first clock control signal; and wherein

a master-slave relationship is established by at least one of the first FCB control output port being coupled to the second FCB control input port for receiving a FCB control signal from the first FCB for enabling and disabling of the second FCB circuitry portion and the second FCB control output port being coupled to the first FCB control input port for receiving a FCB control signal from the second FCB for enabling and disabling of the first FCB circuitry portion.

- 2. (cancelled)
- (previously presented) A computing device according to claim 1, comprising a 3. second clock control circuit for receiving the third clock signal and for switchably coupling the third clock signal to the second clock signal input port in dependence upon the second clock control signal.
- 4. (cancelled)
- 5. (cancelled)
- (original) A computing device according to claim 1, wherein a plurality of power 6. consumption modes of operation for the first FCB are achievable between the normal mode of operation and the reduced power consumption mode of operation.
- (previously presented) A computing device according to claim 1, wherein a 7. plurality of power consumption modes of operation for the second FCB are achievable between normal mode of operation and the reduced power consumption mode of operation.

- 8. (original) A computing device according to claim 1, comprising a frequency multiplier and divider circuit coupled with the clock circuit for receiving of at least one of the first clock signal and the second clock signal for varying a frequency of at least one of the first clock signal and the second clock signal.
- 9. (original) A computing device according to claim 1, comprising a frequency multiplier and divider circuit coupled with the first functional circuit block (FCB) the clock circuit for decreasing a frequency of the first clock signal when the first FCB is for operating in the reduced power consumption mode of operation.
- 10. (cancelled)
- 11. (previously presented) A method of controlling power consumption:

 providing a first FCB for processing data using a first clock signal provided by a

 first clock circuit;

providing a second FCB for processing data using a second clock signal provided by a second clock circuit;

receiving a FCB control signal by the first FCB and the second FCB;

determining whether the FCB control signal is for operating of at least one of the first FCB and the second FCB in one of a normal mode of operation and a reduced power consumption mode of operation;

performing one of enabling of at least one of the first clock circuit and the second clock circuit in dependence upon whether at least one of the first FCB and the second FCB are for operating in the normal mode of operation and varying a frequency of at least one of the first clock circuit and the second clock circuit in dependence upon whether at least one of the first FCB and the second FCB are for operating in the normal mode of operation; and

providing at least one of the first FCB control output port being coupled to the second FCB control input port for receiving a FCB control signal from the first FCB for enabling and disabling of the second FCB circuitry portion and the second FCB control

output port being coupled to the first FCB control input port for receiving a FCB control signal from the second FCB for enabling and disabling of the first FCB circuitry portion.

- 12. (original) A method according to claim 11, wherein determining comprises determining whether at least one of the first FCB and the second FCB are selected for processing of data.
- 13. (original) A method according to claim 11, wherein operating in the reduced power consumption mode of operation comprises disabling a majority of internal circuitry within at least one of the first FCB and the second FCB.
- 14. (cancelled)
- 15. (previously presented) A method according to claim 12, wherein the first FCB control signal is for varying a frequency of the second clock signal for the second FCB.
- 16. (previously presented) A method according to claim 12, comprising increasing a frequency of the first clock signal where the first FCB is for operating in the normal power consumption mode of operation.
- 17. (original) A method according to claim 11, comprising decreasing a frequency of the second clock signal when the second FCB is for operating in the reduced power consumption mode of operation.
- 18. (original) A method according to claim 17, comprising increasing a frequency of the second clock signal when the second FCB is for operating in the normal power consumption mode of operation.

19. (previously presented) A method comprising:

providing a first functional circuit block (FCB) for processing of data using a first clock circuit;

providing a second FCB for processing of data using a second clock circuit; switchably enabling and disabling the first and second clock circuits independently in dependence upon performance requirements of the first and second FCBs; and establishing a master-slave relationship by at least one of coupling a first FCB control output port to a second FCB control input port for receiving a FCB control signal from the first FCB for enabling and disabling of the second FCB circuitry portion and coupling a second FCB control output port to a first FCB control input port for receiving a FCB control signal from the second FCB for enabling and disabling of the first FCB circuitry portion.

- 20. (original) A method according to claim 19, comprising determining whether at least one of the first FCB and the second FCB are for processing of data, where at least one of the first and second clock circuits are disabled when the at least one of the first FCB and the second FCB are other then for processing of data.
- (currently amended) A computer readable storage medium having stored therein data according to a predetermined computing device format, and upon execution of the data by a suitable computing device a design procedure for providing a design of a computing device is provided, comprising:

first instruction data for providing a first functional circuit block (FCB) for processing of data using a first clock circuit;

second instruction data for providing a second FCB for processing of data using a second clock circuit; and;

third instruction data for switchably enabling and disabling the first and second elock circuits independently in dependence upon performance requirements of the first and second FCBs.

a clock circuit for generating a first clock signal, a second clock signal, and a third clock signal;

a first sub functional block (SFB) having an input port for receiving the first clock signal;


a second sub functional block (SFB) having an input port for receiving the first clock signal;

a first functional circuit block (FCB) including the first SFB and for operating in accordance with predetermined parameters, the first FCB having a clock control port for providing a copy of the first clock control signal, a first clock signal input port for receiving a switchably coupled second clock signal, a first FCB control input port and a first FCB control output port, the first FCB having a circuitry portion for operating in one of a normal mode of operation and in a reduced power consumption mode of operation in dependence upon the switchably coupled second clock signal;

a second functional circuit block (FCB) including the second SFB and for operating in accordance with predetermined parameters, the second FCB having a second clock control port for providing a second clock control signal, a second clock signal input port for receiving a switchably coupled third clock signal, a second FCB control input port and a second FCB control output, the second FCB having a circuitry portion for operating in one of a normal mode of operation and in a reduced power consumption mode of operation in dependence upon the switchably coupled third clock signal:

a first clock control circuit for receiving the second clock signal and for switchably coupling the second clock signal to the first clock signal input port in dependence upon the first clock control signal; and wherein

a master-slave relationship is established by at least one of the first FCB control output port being coupled to the second FCB control input port for receiving a FCB control signal from the first FCB for enabling and disabling of the second FCB circuitry portion and the second FCB control output port being coupled to the first FCB control input port for receiving a FCB control signal from the second FCB for enabling and disabling of the first FCB circuitry portion.



of the first clock circuit and the second clock circuit in dependence upon whether at least one of the first FCB and the second FCB are for operating in the normal mode of operation; and

providing at least one of the first FCB control output port being coupled to the second FCB control input port for receiving a FCB control signal from the first FCB for enabling and disabling of the second FCB circuitry portion and the second FCB control output port being coupled to the first FCB control input port for receiving a FCB control signal from the second FCB for enabling and disabling of the first FCB circuitry portion.